H. R. LEPROFESSEUR
6.4K subscribers
0:21
⨘ } SoC clock domain crossings problem
H. R. LEPROFESSEUR
111 views • 6 months ago
57:49
⨘ } VLSI } 27 } Coding techniques - a simple fifo design in verilog } LEPROFESSEUR
H. R. LEPROFESSEUR
547 views • 1 year ago
13:30
⨘ } VLSI } 26 } CDC, Reconvergence } LEPROFESSEUR }
H. R. LEPROFESSEUR
2.7K views • 1 year ago
11:09
⨘ } VLSI } 25 } Asynchronous Resets vs Synchronous Resets } LEPROFESSEUR
H. R. LEPROFESSEUR
650 views • 2 years ago
9:53
⨘ } VLSI } 24 } Reset Domain Crossings, Solutions } LE PROFOFESSEUR }
H. R. LEPROFESSEUR
2.4K views • 2 years ago
17:12
⨘ } VLSI } System Verilog Assertions } LE PROF }
H. R. LEPROFESSEUR
549 views • 2 years ago
29:04
⨘ } VLSI } 23 } Transmission Gate Logic Circuits } LE PROFESSEUR }
H. R. LEPROFESSEUR
727 views • 3 years ago
28:01
⨘ } VLSI } 22 } Pass-Transistor Logic Circuits } LE PROF }
H. R. LEPROFESSEUR
755 views • 3 years ago
0:20
⨘ } Complex Concepts Made Easy } LEPROFESSEUR }
H. R. LEPROFESSEUR
457 views • 3 years ago
0:15
⨘ } Complex Concepts Made Easy } LeProfesseur} Learn with HR
H. R. LEPROFESSEUR
674 views • 3 years ago
47:41
⨘ } Multi-criteria Decision Making, Analytical Hierarchy Process (AHP) } LE PROFESSEUR }
H. R. LEPROFESSEUR
6.1K views • 3 years ago
26:27
⨘ } VLSI } 21 } CMOS circuits design, physical layout, combinatorial logic, PUN, PDN } LEPROF }
H. R. LEPROFESSEUR
770 views • 3 years ago
32:32
⨘ } VLSI } 20 } CMOS Interconnects } LEPROF }
H. R. LEPROFESSEUR
809 views • 4 years ago
53:22
⨘ } Tips for choosing a university for higher education } LEPROFESSEUR
H. R. LEPROFESSEUR
184 views • 4 years ago
24:28
⨘ } VLSI } 19 } System Verilog } Assertions } Protocol Verification } LEPROF }
H. R. LEPROFESSEUR
2.5K views • 4 years ago
33:27
⨘ } VLSI } 18 } Clock Domain Crossing } Questa CDC / Mentor / 0-in } LEPROF }
H. R. LEPROFESSEUR
4.8K views • 5 years ago
40:04
⨘ } VLSI } 17 } Power dissipation in electronic circuits } ASIC Power Analysis } LEPROF }
H. R. LEPROFESSEUR
3.9K views • 6 years ago
0:19
⨘ } Le Professeur - Learn with HR
H. R. LEPROFESSEUR
3.5K views • 6 years ago
25:52
⨘ } VLSI } 16 } Verilog, VHDL, Do You Write a Good RTL Code } LEPROFESSEUR
H. R. LEPROFESSEUR
6.1K views • 6 years ago
51:16
⨘ } VLSI } 15 } Static Timing Analysis (STA), concepts, paths, and how to fix violations } LE PROF }
H. R. LEPROFESSEUR
17K views • 6 years ago
0:12
⨘ } LEPROFESSEUR }
H. R. LEPROFESSEUR
641 views • 6 years ago
23:11
⨘ } VLSI } 14 } Latch-up & CMOS Technologies } LEPROF }
H. R. LEPROFESSEUR
11K views • 6 years ago
26:24
⨘ } VLSI } 13 } Floor-planning & placement tips } LEPROF }
H. R. LEPROFESSEUR
5.5K views • 6 years ago
31:29
⨘ } VLSI } 12 } Metastability in digital circuits } LEPROF }
H. R. LEPROFESSEUR
6.4K views • 7 years ago
18:29
⨘ } Economics } 12 } Economic Growth, GDP, Business Cycles } LEPROF }
H. R. LEPROFESSEUR
2K views • 7 years ago
14:11
⨘ } VLSI } 11 } Clock Domain Crossing (CDC) } Multi Voltage Domains } LEPROF }
H. R. LEPROFESSEUR
4.8K views • 7 years ago
17:21
⨘ } Algorithms } 45 } Ant Colony Optimization } Mathematical Formulations } LE PROF }
H. R. LEPROFESSEUR
6.9K views • 7 years ago
14:45
⨘ } VLSI } 10 } Clock Domain Crossing (CDC) } Reset Domain Crossing (RDC) } LEPROF }
H. R. LEPROFESSEUR
9.4K views • 7 years ago
19:42
⨘ } VLSI } 9 } Clock Domain Crossing (CDC) } FIFO } LE PROF }
H. R. LEPROFESSEUR
21K views • 7 years ago
16:10
⨘ } Algorithms } 44 } Ant Colony Optimization } part - 1 } LEPROF }
H. R. LEPROFESSEUR
3.8K views • 7 years ago
Load More