Switi Speaks Official
3.91K subscribers
3:02
Day92-UVM agent & config db @SwitiSpeaksOfficial #uvm #semiconductor #vlsijobs #vlsi #switispeaks
Switi Speaks Official
5 views • 1 hour ago
2:59
Day91-UVM Driver & Monitor @SwitiSpeaksOfficial #uvm #verification #vlsi #vlsitraining #switispeaks
Switi Speaks Official
42 views • 1 day ago
3:32
Day90-UVM Sequences & Sequencers #uvm #verification #vlsi #semiconductor #soc #switispeaks #ai #cpu
Switi Speaks Official
118 views • 7 days ago
3:06
Day89-UVM phases @SwitiSpeaksOfficial #uvm #verification #vlsiprojects #vlsitraining #switispeaks
Switi Speaks Official
102 views • 8 days ago
2:44
Day88-UVM classes & factory@SwitiSpeaksOfficial #uvm #verification #vlsitraining #vlsi #switispeaks
Switi Speaks Official
71 views • 9 days ago
6:33
variable declaration @SwitiSpeaksOfficial#sv #systemverilog #rtldesign #rtl #vlsi #switispeaks #cpu
Switi Speaks Official
76 views • 10 days ago
4:26
Day87-UVM Basics @SwitiSpeaksOfficial #uvm #verification #vlsidesign #vlsitraining #switispeaks #sv
Switi Speaks Official
142 views • 10 days ago
5:12
Day86-SV codes @SwitiSpeaksOfficial #systemverilog #sv #vlsitraining #switispeaks #vlsidesign #job
Switi Speaks Official
175 views • 11 days ago
6:11
Day85-Up down counter @SwitiSpeaksOfficial #systemverilog #sv #switispeaks #vlsitraining #vlsijobs
Switi Speaks Official
118 views • 12 days ago
3:43
Day84-Memory design & verif @SwitiSpeaksOfficial #systemverilog #sv #vlsi #vlsiprojects #switispeaks
Switi Speaks Official
182 views • 13 days ago
5:37
Day83-FSM Design & Verif @SwitiSpeaksOfficial#systemverilog #sv #switispeaks #vlsi #vlsidesign #cpu
Switi Speaks Official
159 views • 2 weeks ago
6:05
Day82-SV @SwitiSpeaksOfficial#systemverilog #sv #vlsi #vlsidesign #rtldesign #cpu #switispeaks #job
Switi Speaks Official
83 views • 2 weeks ago
3:25
Day81-SV FAQs @SwitiSpeaksOfficial@SwitiSpeaksOfficial #systemverilog #sv #oop #
Switi Speaks Official
72 views • 2 weeks ago
3:00
Day80-SV FAQs @SwitiSpeaksOfficial #systemverilog #sv #vlsidesign #cpu #vlsi #vlsijobs #switispeaks
Switi Speaks Official
66 views • 2 weeks ago
4:51
Day79-Verification FAQs @SwitiSpeaksOfficial #systemverilog #sv #vlsi #vlsidesign #switispeaks #cpu
Switi Speaks Official
93 views • 2 weeks ago
4:30
Day78-Verification @SwitiSpeaksOfficial #systemverilog #sv #verification #vlsijobs #switispeaks #cpu
Switi Speaks Official
327 views • 2 weeks ago
3:24
Day77-Testbench @SwitiSpeaksOfficial #systemverilog #sv #vlsi #vlsidesign #careers #switispeaks #cpu
Switi Speaks Official
90 views • 2 weeks ago
3:51
Day76-Interface @SwitiSpeaksOfficial #systemverilog #sv #interface #interfaces #vlsi #switispeaks
Switi Speaks Official
104 views • 3 weeks ago
5:31
Day75-SVA FAQs @SwitiSpeaksOfficial #systemverilog #sv #assertion #verification #vlsi #switispeaks
Switi Speaks Official
70 views • 3 weeks ago
3:47
Day74-SVA @SwitiSpeaksOfficial#systemverilog #sv #assertion #vlsidesign #switispeaks #vlsi #careers
Switi Speaks Official
142 views • 3 weeks ago
5:03
Day73-Coverage FAQs @SwitiSpeaksOfficial #systemverilog #sv #coverage #vlsidesign #switispeaks
Switi Speaks Official
82 views • 3 weeks ago
4:04
extern @SwitiSpeaksOfficial #systemverilog #sv #vlsidesign #vlsi #semiconductor #oop #switispeaks
Switi Speaks Official
249 views • 3 weeks ago
11:48
Defining routine outside class @SwitiSpeaksOfficial #systemverilog #oop #oopsconcept #switispeaks
Switi Speaks Official
63 views • 3 weeks ago
5:32
Day72-Coverage @SwitiSpeaksOfficial #vlsi #systemverilog #sv #vlsidesign #switispeaks #coverage
Switi Speaks Official
115 views • 3 weeks ago
5:42
this @SwitiSpeaksOfficial #oop #oopsconcept #systemverilog #sv #education #vlsidesign #switispeaks
Switi Speaks Official
67 views • 4 weeks ago
6:49
Day71-Randomization Trick codes @SwitiSpeaksOfficial #systemverilog #sv #switispeaks #vlsitraining
Switi Speaks Official
151 views • 4 weeks ago
4:46
Day70- Constraint Randomization @SwitiSpeaksOfficial #systemverilog #sv #switispeaks #vlsidesign
Switi Speaks Official
328 views • 4 weeks ago
4:30
Class routines @SwitiSpeaksOfficial #systemverilog #sv #oop #oopsconcept #switispeaks #sweetypinjani
Switi Speaks Official
73 views • 1 month ago
5:53
Day69- Randomization @SwitiSpeaksOfficial #systemverilog #sv #random #vlsi #switispeaks #vlsidesign
Switi Speaks Official
71 views • 1 month ago
4:20
Day68- OOPs @SwitiSpeaksOfficial #vlsi #systemverilog #sv #oop #oopsconcept #careers #switispeaks
Switi Speaks Official
83 views • 1 month ago
Load More